THRESHOLD ELEMENTS AND HYSTERESIS TRIGGERS OF ASYNCHRONOUS CIRCUITS
S. F. Tyurin1,2 1Perm National Research Polytechnic University,
7, Professor Pozdeev Street, Perm, 614013, Russian Federation 2Perm National Research State University,
15, Bukirev Street, Perm, Russian Federation, 614990
E-mail:tyurinsergfeo@yandex.ru
ABSTRACT
Introduction. At the present time threshold elements, offered for the creation of artificial neural networks by McCulloch in 1943, are widely used in neurocomputing. They are also applied in analog-to-digital information conversion. The special direction is threshold elements with the memory, first offered by D. Muller within asynchronous information processing. It is a so-called hysteresis trigger, used in the self-timed circuitry at the present time. The purpose of the article is the research on the features of these triggers and opportunities of their use in fail-safe self-timed circuits. As the tasks of the research, hysteresis triggers with two, three and four inputs are considered. The functions of transition are obtained, hysteresis visualization for two and three input hysteresis triggers and different types of CMOS (complementary metal-oxide semiconductor) circuits of hysteresis triggers are done. The special attention is paid to the threshold element TH23, which is triggered at two unities but it is reset to zero in case of all inputs nulling. This operation can be useful in fail-safe systems with three channels, but it doesn’t consider reset errors (failures, faults). However the attempt of this threshold element creation results in the circuit without the memory. This is due to the fact that the number of inputs is odd. The hysteresis trigger with four inputs and the operating threshold both at the setting and the reset is offered. The function of transitions of this trigger and the corresponding CMOS circuit are obtained. It is expedient to use this trigger when realizing self-timed circuits either in FPGA or in full-custom microcircuits. The problems of FPGA realization (field programmable gate arrays) merit special research. As further directions of research, the development of hysteresis triggers with a larger number of inputs can be mentioned.
KEYWORDS
threshold element; hysteresis trigger; asynchronous circuit; function of transition
FULL TEXT (pdf)
REFERENCES
1. McCulloch Warren; Walter Pitts. A Logical Calculus of Ideas Immanent in Nervous Activity // Bulletin of Mathematical Biophysics. 1943. Vol. 5, Iss. 4. Pp 115–133. doi:10.1007/BF02478259 [Electronic Resource]. URL: https://link.springer.com/article/10.1007%2FBF02478259 (reference date: 08. 02.2018).
2. MarakhovskyV.B. KMOP-realizatsiya obuchaemogo porogovogo logicheskogo elementa. Chast’ 1: Proektirovanie i schema obucheniya [CMOS Realization of the Trainable Threshold Logic Element. Part 1: Design and Training Pattern [Electronic Resource]. URL: file://C:/Users/%D0%9F%D0%BE%D0%BB%D1%8C%D0%B7%D0%BE%D0%B2%D0%B0%D1%82%D0%B5%D0%BB%D1%8C/Downloads/kmop-realizatsiya-obuchaemogo-porogovogo-logicheskogo-elementa-chast-1-proektirovanie-i-shema-obucheniya.pdf (reference date: 07.02.2018).
3. Makagonov N.G., Posyagin A.I., Yuzhakov A.A. The Structure and Operating Algorithm of a Commutator in the Neural Network of a Self-routing Analog-to-Digital Converter. Russian Electrical Engineering. 2015. Vol. 86. No 11. С. 670-674.
4. Katsko E.V., Posyagin A.I., Yuzhakov A.A. An Autocontrol System Based on Neurons in a Self-Routing Analogue Converter. Russian Electrical Engineering. 2014. Vol. 85. No 11. С. 703-707.
5. Muller D. E., Bartky W. S. A theory of asynchronous circuits. Proc. Int Symp. On the Theory of Switching, Part 1. Harvard University Press, 1959. P. 204–243.
6. Aperiodicheskie avtomaty [Aperiodic Machines] Edited by Varshavsky V.I. Мoscow: Nauka, 1976. P.304.
7. Varshavsky V.I, Marakhovsky V.B., Rozenblyum L. Ya. et al. Aperiodicheskaya skhemotekhnika, v kn. Iskusstvennyy intellekt, t.3: Programmnye i apparatnye sredstva [Aperiodic Circuitry, in the book Artificial Intelligence, Vol.3: Software and Hardware] Edited by V.N. Zakharov and V.F. Horoshevsky. Moscow: Radio i svyaz', 1990. 304 p.
8. Yakovlev A. Energy-modulated computing. Design, Automation & Test in Europe Conference & Exhibition (DATE), 2011. IEEE, 2011. С. 1-6.
9. Stepchenkov Yu. A., Denisov A.N., Dyachenko Yu. G. et al. Biblioteka elementov dlya proektirovaniya samosinkhronnykh polyzakaznykh mikroskhem seriy 5503/5507 [Library of Elements for the Design of Self-Timed Semi-custom Microcircuits of Series 503/5507]. Мoscow: Institute of Informatics Problems of the Russian Academy of Sciences, 2014. 296 p.
10. Hauck S., Borriello G., Burns S., & Ebeling C.. MONTAGE: An FPGA for synchronous and asynchronous circuits. Field-Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping, 1993. Pp. 44-51.
11. Scott C. Smith. Design of an FPGA Logic Element for Implementing Asynchronous NULL Convention Logic Circuits. [Electronic Resource]. URL: https://pdfs.semanticscholar.org/68cf/631cc-58c74fa64eda5ae731222a1abfa98bd.pdf (reference date: 09.02.2018).
12. Steve Golson. Synchronization and Metastability. [Electronic Resource]. URL: http://trilobyte.com/pdf/golson_snug14.pdf (reference date: 02.12.2017).
13. Ran Ginosar. Metastability and Synchronizers: A Tutorial [Electronic Resource]. URL: http://webee.technion.ac.il/~ran/papers/Metastability-and-Synchronizers. IEEEDToct2011.pdf / (reference date: 02.12.2017).
14. Balanced Capacitive Threshold-Logic Gate. [Electronic Resource]. URL: http://www.biblioteca.uma.es/bbldoc/articulos/16511839.pdf (reference date: 08. 05.2018).
15. Farhad A. Parsan and Scott C. Smith. CMOS Implementation of Static Threshold Gates with Hysteresis: A New Approach [Electronic Resource]. URL: https://www.ndsu.edu/pubweb/~scotsmit/ga¬tes_VLSI_SoC_12.pdf (reference date: 08. 05.2018).
16. Carl Carmichael. Triple Module Redundancy Design Techniques for Virtex FPGAs [Electronic Resource]. URL: https://www.xilinx.com/support/documentation/application_notes/xapp197.pdf (reference date: 07.12.2017).
For citation: Tyurin S. F. Threshold Elements and Hysteresis Triggers of Asynchronous Circuits. Vestnik of Volga State University of Technology. Ser.: Radio Engineering and Infocommunication Systems. 2018. No 1 (37). Pp. 44-51. DOI: 10.15350/2306-2819.2018.1.44
Отдел научных программ, интеллектуальной собственности и НИРС
(8362) 68-60-13, аудитория 404 (I) – НИРС, гранты
(8362) 68-60-09, 68-60-62 аудитория 423(I) – ОИС, публикации